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Abstract - A new logic family, which is immune to single event upsets, is de-
scribed. Members of the logic family are capable of recovery, regardless of
the shape of the upsetting event. Glitch propagation from an upset node is
also blocked. Logic diagrams for an Inverter, Nor, Nand and Complex Gates
are provided. The logic family can be implemented in a standard, commercial
CMOS process with no additional masks. DC, transient, static power, upset
recovery and layout characteristics of the new family, based on a commercial
lpm CMOS N-Well process, are described.
1 Introduction
Historically, the emphasis on Single Event Upset (SEU) research has been devoted to
memory circuits [1]-[16]. Memory circuits perform vital functions in any digital system,
as program stores, temporary registers and as elements of state machines which control
digital circuits. An SEU, or soft error, caused by a charged particle striking a diffusion
region in a memory element can prove catastrophic to an electro-mechanical system which
relies upon that memory element for communication or control. Great effort has been made
to find memory structures which are immune to SEUs, or at least mitigate the effects of
an upsetting event. The design of SEU immune memories, whether RAM or Flip-Flops,
has tended to ignore system level problems, such as an SEU of a combinational logic gate
which is sampled by a memory circuit, or an upset of a control signal such as a clock
line or mux select. It has been shown [17,18] that transients propagated out of or into
memory elements is indeed a real problem. Research, to find general logic gate structures
which are SEU immune, has been primarily limited to resistive or capacitive hardening,
which are basically low pass filtering approaches [17,19,20]. Kang and Chu [21] present
a logic/circuit design approach but the CMOS inverter buffer s are susceptible to particle
hits on the p-type diffusion. The pre-charged output node is susceptible to a particle strike
on the n-type diffusion if the pulldown chain does not evaluate low. More recently [16]
and [22] have presented memory cells based on logic/circuit design techniques. Only [22]
addresses the issue of glitch propagation.
This paper presents a complete logic family which is SEU immune. Members of the
family are constructed, using logic/circuit design techniques, to recover from an SEU,
regardless of the shape of the upsetting event. It is also shown that the logic family can
prevent glitch propagation from an upset node. The logic family can be implemented in
a standard, commercial CMOS process without any additional processing steps. The DC,
https://ntrs.nasa.gov/search.jsp?R=19940013869 2020-06-16T18:09:58+00:00Z
2.3.2
transient, static power, upset recovery and layout characteristics of .the new family, based
on a commercial lprrt CMOS N-Well process, are presented in this paper.
Section 2 provides circuit configuratious of members of the logic family, including an
Inverter, 2-input Nand, 2-input Nor, 3-input OrNand and a 3-input AndNor. In addition,
a description of the SEU recovery mechanism is presented and a means for extending
this mechanism to logic structures in general is provided. DC characteristics of the SEU
immune inverter are described in Section 3. Noise margins, gain characteristics and the
effects of device ratioing and threshold voltages are discussed. Section 4 provides simulation
results which show that the SEU recovery mechanism is independent of the duration or
shape of the upsetting event. Blocking of glitch propagation is also presented. Section
5 presents circuit switching speed results based on pair-delay simulations. The effects
of devlce rat_olng on switc]_ing speed are also discussed. Static power considerations are
presented in Section 6 and physical layout issues are prese,ntcd in Section 7. Section 8
provides a summary and conclusions.
2 An SEU Immune Logic Family
The literature related to SEU immune combinational logic is sparse and has provided few
clues as to what would be necessary to design a logic family which provides immunity to
single event upsets. Whitaker has, however, provided a concise summary of fundamental
concepts which can be used in the design of SEU immune memory cir,cu.j'ts [22]. First,
information must be stored in two different places. This provides a redundancy and main-
tains a source of uncorrupted data after an SEU. Second, feedb¢ck from the noncorrupted
location of stored data must cause the lost data to recover after a particle strike. Finally,
current induced by a particle hit fl_ow_s_from the n-type diffusion to the p-type diffusion.
If a single type of transistor is used to create a memory cell then p-transistors storing a_1
cannot be upset and n-transistors storing a 0 cannot be upset. An understanding of these
three concepts and close examination of the memory circuit presented in [22] has provided
the key to the design of an SEU immune logic family.
Figure 1 is a transistor level logic diagram of _ SEU immune inverter. The inverter
consists of two transistor networks, a p-_channel network and an n-channel network. All
devices are enhancement mode t_ansistors. The inverter is a two input/two output logic
device with Pin driving only p-chan_eI devices and Ni,, driving only n-channel devices.
Node Po_t can provide a source of l's which cannot be upset and node N,,,t provides a
source of O's which cannot be upset. Transistor M2 is sized to be weak compared to Mi
and transistor M3 is sized to be weak compared to. M4. The SEU recovery mechanism
works as follows. When the inputs to the _nverter are 0, P_t and N_ta-re at a -i. in
this state only N_t can be corrupted by an upset. If No_t is hit, driving the node to a 0,
transistor M2 will turn on but cannot overdrive M1. P_t will remain at a 1, transistor M3
wiU remain on, pulling N_t back up_ to _ !. Conversely, if Pi,_ and Nin are 1, Pot, t and No_t
will be at 0 and only P_t can be upset. If Po,,t is hit, driving the node to a 1, transistor
M3 will turn on but being weak compared to M4, No_t will remain pulled down to a 0.
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Figure 1: SEU Immune inverter.
The inverter follows the fundamental principles for SEU immunity and is therefore made
SEU immune.
It is readily apparent that the inverter design concepts can be applied to any logic gate
to provide SEU immunity. Figures 2,3,4 and 5 are the transistor level logic diagrams of a
two-input NAND, two-input NOR, three-lnput OrNand and three-input AndNor respec-
tively. In general, an SEU immune logic gate, implemented with this technique, requires
2n + 2 transistors, n being the number of gate inputs. In comparison, classical CMOS
requires 2n transistors to implement a gate.
The logic family described here can provide transient suppression of an upset event as
well as recovery from the upset. Networks of logic gates are connected such that Po_t only
drives p-channel devices and N_t only drives n-channel devices. If P_t is upset, driving the
node to a 1, the p-transistor being driven will be turned off momentarily without affecting
the output of the following stage. If No_t is upset, driving the node to a 0, the n-transistor
being driven will be turned off momentarily without affecting the output of the following
stage.
The above description obviously overlooks some of the circuit design issues which would
be faced by someone wishing to design with this logic family. The family, although imple-
mented in a CMOS process is ratioed logic, with a ratioing occurring between transistors
M1 and M2 and between transistors M3 and M4. This logic family, therefore, bears a closer
resemblance to NMOS than it does to CMOS. Additionally, threshold voltages become a
design issue because of the enhancement mode transistors being used to pull up No_t and
to pull down Po_t. Design implementation issues related to ratioing and threshold voltages
are presented in the following sections.
3 Inverter DC Characteristics
vo,,t of an inverter provides several useful pieces of informa-The DC transfer function, --V-_-_,
tion about a logic family. Noise margin, inverter gain and inverter switch points are all
characteristics which can be determined from a plot of Vout versus Virt. A DC transfer
function plot can also show if hysteresis is present. The SPICE [23] circuit simulator was
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NAME
WCLVHT
WCHVHT
WCLVLT
WCHVLT
BCLVHT
BCHVHT
BCLVLT
BCHVLT
FNSPLVHT
FNSPHVHT
FNSPLVLT
FNSPIIVL_?
SNFPLVHT
SNFPHVHT
SNFPLVLT
PARAMETER SET
SLOW N SLOW P
SLOW N SLOW P
SLOW N SLOW P
SLOW N SLOW P
FAST N FAST P
FAST N FAST P
FAST N FAST P
FAST N FAST P
FAST N SLOW P
FAST N SLOW P
FAST N SLOW P
FAST N SLOW P
SLOW N FAST P
SLOW N FAST P
SLOW N FAST P
VOLTAGE RANGE
4.1V
5.5V
4.1V
5.5V
4.1V
5.5V
4.1V
5.5V
4.1V
5.5V
4.1V
5.5V
4.1V
5.5V
4.1V
TEMP.
140°C
140°C
-55oc
-55oc
140°C
140°C
.55oc
-55°C
140°C
140°C
-55°C
-55°C
140°C
140°C
_55oc
SNFPHVLT SLOW N FAST _i ' 5.5V -55°C
Table 1: DC Transfer Function Simulation Cases
used to generate DC tra_nsfer fun.or ions for the SEU immune inverter described in Section
2. Results of these simulations will be presented here.
In a classical family of logic, such as NMOS, PMOS or CMOS a transistor/9 is defined
to be the product of the process gain factor, K', and the transistor aspect ratio, w. That
is flTaaN = K'(---L). The inverter fl is defined as the ratio of the pullup fl and the pulldown
r, or fINv = _aPD" The logic family described in Section 2 is a ratioed logic family. In
this case the ratioing occurs between the same type devices, and the K' term cancels in
fTRAN" Therefore, fTRAN : -_. In this case it is more useful to define transistors as
Strong (M1,M4) and Wea]_ (M2,M3), instead Of the traditional pullup and puildown. To
complicate matters further, fllNV n_ow has two components, fin and fp which are not
necessarily equal. For the simulations presented here, flINV = fN : ft" aSrRONq
= awsaK "
As weak is a relative term and it was unknown what effect ratioing would have on
DC characteristics, simulations were run over 16 process parameter/voltage/temperature
cases on 15 values of fnvv ranging from _ to 1s-. Table 1 lists the 16 simulation cases. It
was necessary to run these 16 cases in order to determine what effect processing variations
would have on the SEU immune inverter. The temperature and voltage ranges cover those
required by military specifications of integrated circuits.
Once the DC simulations where performed, an inverter gain and noise margin analysis
was undertaken. It is known that ratioed logic, particularly when threshold voltage effects
are involved, has lower noise margins than non-ratioed CMOS logic. Ratioing will also
effect the gain of a logic gate. If the gain is too low a signal will die out after only a few
logic stages. In the case of the SEU immune inverter, under the WCLVLT case, gains of 1 or
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LOW
HIGH
NOISE MARGIN LOW
fl, NV = _ BCHVHT
_--I _LT
 OISE A,OIN IG 
HIGH _ WCLVLT
INVERTER GAIN VARIATIONS
LOW 1.6
HIGH 11.3
Table 2: Noise margin and inverter gain variations
1 and 1 Additionally negative noise margins were attainedless were attained for flINV of _ 7"
1 and 1 These fls are of course unusable in a design. Both noise margin lowfor of ], i.
(immunity from positive spikes) and noise margin high (immunity from negative spikes)
were analyzed for Pout and N_,t. Table 2 provides a summary of this analysis.
The inverter DC simulations eliminated 5 flmv from further consideration and showed
that several more could prove marginal in a design. With the DC analysis complete, the
SEU recovery ability of the inverter could be investigated. The results of this investigation
are presented Section 4.
4 SEU Recovery Results
To verify the SEU recovery ability and the transient suppression characteristics of the SEU
immune inverter, described in Section 2, SPICE simulations were run over the same 16
1
cases described in Section 3. Both Po,,t and N,,,.,t were tested. Since inverters with flmv <
1 8
where rejected during DC analysis only 10 fllNV, ranging from _ to i, were simulated at this
stage. The SEU immunity of the logic family was shown to be independent of processing
parameters, temperature or supply voltage. The error recovery mechanism is provided by
the logical feedback of transistors M2 and M3 and the ratioing of transistor strengths. The
recovery mechanism is also not dependent upon the wave shape of the current pulse which
upsets the node.
The simulation circuit used to test the recovery mechanism consisted of a chain of 3
identical inverters. No parasitic capacitance other than self-capacitance and that seen at
the inputs to the next stage was added to the circuit. The inputs to the first inverter
were set up to the proper initial conditions. A voltage controlled current source was
connected to the node to be upset. This provided a means to inject charge into the node
without attaching any parasitic capacitance. Additionally an ideal diode, emulating the
parameter dependent source/drain to substrate/well diodes, was attached to the node.
This diode did not create any additional capacitance. A current pulse, with a duration of
10ns, and a magnitude sufficient to forward bias the source/drain diode, was applied to
the node. The 10ns pulse width was chosen because it was longer than the propagation
2.3.6
delay through the inverter as well as being longer than a real SEU. Recovery from an SEU
was shown to be independent of parameter/voltage/temperature cases. Although all B1_rv
cases recovered, SEU recovery time was dependent upon _mv. Faster recovery times were
noted for 13iNV > {.
Besides being able to recover from an upset event an SEU immune logic family must
be able to suppress the propagation of transientsout of the upset node. Due to the P-net
driving P-net and N-net driving N-net configuration described in Section 2, the logic family
presented in this paper should be able to suppress glitches caused by an SEU. SPICE
simulations verified that this is the case. The simulation circuit used to test transient
suppression was the same as that used for testing upset recovery. In this case, however,
a lns current pulse was applied to the upset node. This pulse duration is closer to what
one would expect from a real SEU. Transient suppression was measured at the output of
the inverter being driven by the upset node. If the magnitude of the glitch on this output
was within the noise margin, for the parameter/voltage/temperature case and tS_NV being
simulated, the transient was considered suppressed. Results of these simulations indicated
that transient suppression was dependent upon simulation cases as well as flmv. In fact,
any Bmv < { was rejected as unusable, in a design, due to poor transient suppression
abilities.
The seven ratios with D*NV > 1 remaining after the SEU recovery/transient suppression
simulations were subjected to a transient analysis to determine switching speeds of the SEU
immune logic family. These results are presented in Section 5.
5 Transient Analysis of the SEU Immune Inverter
With a modern CMOS process it is possible to att_ inverter gate delays of Ins or less. For
an SEU immune logic family to be of interest to the VLSI design community the inverter
described in Section 2 should have a gate delay at least in the ns range. Transient analysis
simulations show that this is possible. SPICE simulations were run over the same 16 cases
described in Sections 3 and 4. The simulation circuit was a chain of 7 identical inverters.
Each inverter was loaded with a 1000pF linear capacitor. This large capacitor swamped
out any voltage dependent capacitors associated with transistor source/drain regions as
well as gate capacitances seen by the inverter outputs. The first inverter in the chain was
excited by a step function, and pair delay information was extracted from the output. A
pair delay is defined to be the delay, measured from mid-point to mid-point of the voltage
swing, through a pair of inverters. This delay contains both a time delay rise and a time
delay fall. In non-ratioed logic, such as classical CMOS, inverters are designed to have
equal rise and fall times. In a ratioed logic family it is not always possible to design for
equal rise and fall times, therefore pair delay information is more useful. In this Case 4
pair delay values were computed, delay from a rising edge and from a falling edge, for
both P,,,,t and N_t. The longest delay of these was chosen as the worst case delay. At
the outset it was unknown which parameter/voltage/temperature case would prove to be
that of worst case speed. In classical CMOS it would be WCLVHT. For this logic family
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Pairdelay Chart (Crowd : 1000pF, Delay = l_S)
flxNv 2.4_m 4.8#m 7.2_m
143 54 34
107 41 26
-_ 90 35 22
82 32 20
-_- 75 29 18
70 27 17
66 25 16
T
FeedBack TransistorWidth
9.6_m 12.0#m 14.4_m
25 19 16
19 15 12
16 13 11
15 12 9
13 II 9
12 10 8
12 9 8
(L = 1.0_tm)
16.8_m 19.2_m 21.6_m 24.0_m
14 12 Ii 9
10 9 8 8
9 8 7 6
8 7 7 6
8 7 6 5
7 6 5 5
Table 3: Pair delay results.
it also proved to be WCLVHT. Simulations were run on all of the surviving flnvvs,with
ten differenttransistorwidths, ranging from 2.4#rrtto 24.0#m. Pair delay charts for each
flIJvvwere constructed. A table of pair delay versus transistorwidth isprovided in Table
3. As expected, because delay isinverselyproportional to width, pair delays decrease as a
function of transistorwidth. Speed, another useful design measure, is the linearfunction,
1
"delalt "
From the results of the SEU recovery ability, described in Section 4, and the pair
delay information in this section, it would seem that _1Nv = co would be the best choice.
However, as in all engineering endeavors there is a practical limit to the choice of flnvv.
Both power dissipation and physical layout constraints must be considered. Section 6 and
Section 7 will discuss these issues, as they relate to the SEU immune inverter.
6 Static Power
In Section 2 it was stated that the SEU logic family presented in this paper was, in some
regards, more closely related to NMOS than CMOS. Due to the ratioing between the
normal transistors and the feedback transistors, and the effects of threshold voltages, this
logic family dissipates static power. SPICE simulations were run, with the same cases
described in previous sections, to characterize this power dissipation, and the effects of
flz_rv on it. As expected, power dissipation increased with flrNv. The power dissipation
was worst under BCHVLT conditions for both input high and input low conditions. Static
power consumption may place a limit on the number of SEU immune gates which can be
placed on an integrated circuit.
7 Physical Layout
The SEU immune logic family presented in this paper can be implemented in a standard
CMOS process, using standard layout design rules. The family does, however, have charac-
teristics which makes physical layout of the family different than a classical CMOS layout.
A classical inverter, for example, requires a minimum of two lines, the input and the out-
put, crossing the well boundary. The SEU immune inverter has two separate inputs, Po_t
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and No,,t, but they need not cross the well boundary. However, there are two feedback lines
which must cross. Additionally, both VDD and VSS are required for both n-transistors
and p-transistors, whereas a classical inverter only requires one power supply for each
transistor type. The signal connections are more complicated in the SEU immune logic
family than in classical CMOS. In addition, the SEU immune logic family has two more
transistors than does classical CMOS. One should, therefore, expect that layout densities
would be less for the SEU immune logic family. As designers acquire more experience with
layout considerations the attained densities should improve.
attained.
8 Summary and Conclusions
This paper presented a complete logic family which is SEI._ immune. Members of the
family are constructed, using logic/circuit design techniques, to recover from an SEU,
regardless of the shape of the upsetting event. It was also shown that the logic family can
prevent glitch propagation from an upset node. The logic family Can be impiemented in
a standard, commercial CMOS process without any additional processing steps. The DC,
transient, static power, upset recovery and layout characteristics of the new family, based
on a commercial lprn CMOS N-WeU process, were presented.
This logic family makes the design of completely SEU immune integrated circuits pos-
sible. The simulation results presented in this paper should prove useful to designers who
need to implement SEU immune systems.
A test chip, which will be used to verify the simulations presented here, is currently
being defined.
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Figure 2: SEU Immune two-input NAND.
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Figure 3: SEU Immune two-input NOR.
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Figure 4: SEU Immune three-input OrNand.
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Figure 5: SEU Immune three-input AndNor

